

# Am7947


## **Subscriber Line Interface Circuit**

#### DISTINCTIVE CHARACTERISTICS

- Ideal for China National applications
- Low standby power
- -39.8 V to -58 V battery operation
- On-hook transmission
- Tip Open state for ground-start lines
- Two-wire impedance set by single external impedance

- Programmable constant-current feed
- Programmable loop-detect threshold
- Current gain = 200
- Polarity reversal option
- On-chip Thermal Management (TMG) feature
- On-chip ring and test relay driver and relay snubber circuits


## **BLOCK DIAGRAM**



## ORDERING INFORMATION

## **Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combinations				
	JC			
Am7947	PC			
	DC			

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.


#### Note:

\* Functionality of the device from 0°C to +70°C is guaranteed by production testing. Performance from –40°C to +85°C is guaranteed by characterization and periodic sampling of production units.


# CONNECTION DIAGRAMS

## **Top View**

## 32-Pin PLCC



## 28-Pin Plastic or Ceramic DIP



### Notes:

- 1. Pin 1 is marked for orientation.
- 2. TP is a thermal conduction pin tied to substrate.
- 3. NC = No Connect

## **PIN DESCRIPTIONS**

Pin Names	Туре	Description
AGND/DGND	Gnd	Analog and Digital ground.
A(TIP)	Output	Output of A(TIP) power amplifier.
BGND	Gnd	Battery (power) ground.
B(RING)	Output	Output of B(RING) power amplifier.
C4-C1	Input	Decoder. TTL compatible. C4 is MSB and C1 is LSB.
CAS	Capacitor	Anti-saturation pin for capacitor to filter reference voltage when operating in anti-saturation region.
DA	Input	Ring-trip negative. Negative input to ring-trip comparator.
DB	Input	Ring-trip positive. Positive input to ring-trip comparator.
DET	Output	Switchhook detector. When enabled, a logic Low indicates the selected detector is tripped. The detector is selected by the logic inputs (C3–C1, E0). The output is open-collector with a built-in 15 k $\Omega$ pull-up resistor.
E0	Input	DET Enable. A logic High disables DET. A logic Low enables DET.
HPA	Capacitor	High-Pass Filter Capacitor. A(TIP) side of high-pass filter capacitor.
HPB	Capacitor	High-Pass Filter Capacitor. B(RING) side of high-pass filter capacitor.
NC	_	No connect. This pin not internally connected.
RD	Resistor	Detector resistor. Detector threshold set and filter pin.
RDC	Resistor	DC feed resistor. Connection point for the DC feed current programming network. The other end of the network connects to the receiver summing node (RSN). Connection point for the DC feed current programming network. The other end of the network connects to the receiver summing node (RSN). V <sub>RDC</sub> is negative for normal polarity and positive for reverse polarity.
RINGOUT	Output	Ring Relay Driver. Open-collector driver with emitter internally connected to BGND.
RSN	Input	Receive Summing Node. The metallic current (AC and DC) between A(TIP) and B(RING) is equal to 200 times the current into this pin. The networks that program receive gain, two-wire impedance, and feed current all connect to this node.
TESTOUT	Output	Test Relay Driver. Open collector driver with emitter internally connected to AGND.
TMG	Thermal	Thermal Management. External resistor connects between this pin and VBAT to offload power dissipation from SLIC. Functions during normal polarity, Active state.
TP	Thermal	Thermal pin. Connection for heat dissipation. Internally connected to substrate (VBAT). Leave as open circuit or connected to VBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation
VBAT	Battery	Battery supply and connection to substrate.
VCC	Power	+5 V power supply.
VEE	Power	−5 V power supply.
VTX	Output	Transmit Audio. This output is a unity gain version of the A(TIP) and B(RING) metallic voltage. VTX also sources the two-wire input impedance programming network.

## **ABSOLUTE MAXIMUM RATINGS**

Storage temperature55°C to +150°C
$V_{CC}$ with respect to AGND/DGND $-0.4~V$ to +7 $V$
$V_{\text{EE}}$ with respect to AGND/DGND +0.4 V to -7 V
V <sub>BAT</sub> with respect to AGND/DGND:
Continuous+0.4 V to -70 V
10 ms+0.4 V to -75 V
BGND with respect to AGND/DGND +3 V to -3 V
A(TIP) or B(RING) to BGND:
Continuous70 V to +1 V
10 ms (f = 0.1 Hz) $-70$ V to +5 V
1 $\mu s$ (f = 0.1 Hz)80 V to +8 V
250 ns (f = 0.1 Hz)90 V to +12 V
Current from A(TIP) or B(RING)±150 mA
RINGOUT/TESTOUT current50 mA
RINGOUT/TESTOUT voltage BGND to +7 V
RINGOUT/TESTOUT transient BGND to +10 V
DA and DB inputs
Voltage on ring-trip inputs $V_{BAT}$ to 0 V
Current into ring-trip inputs±10 mA
C4–C1 and E0
Input voltage0.4 V to V <sub>CC</sub> + 0.4 V
Maximum power dissipation, continuous, $T_A = 70$ °C, No heat sink (See note):
In 32-pin PLCC package1.7 W
In 28-pin ceramic DIP package2.5 W
In 28-pin plastic DIP package1.4 W
Thermal Data $\theta_{JA}$
In 32-pin PLCC package43°C/W typ
In 28-pin ceramic DIP package30°C/W typ
In 28-pin plastic DIP package 53°C/W typ

**Note:** Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about 165°C. The device should never be exposed to this temperature. Operation above 145°C junction temperature may degrade device reliability. See the SLIC Packaging Considerations for more information.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

# OPERATING RANGES Commercial (C) Devices

Ambient temperature	0°C to +70°C*
V <sub>CC</sub>	4.75 V to 5.25 V
V <sub>EE</sub>	4.75 V to -5.25 V
V <sub>BAT</sub>	38.9 V to -58 V
AGND/DGND	0 V
BGND with respect to AGND/DGND	.–100 mV to +100 mV
Load resistance on VTX to groun	nd 10 k $\Omega$ min

Operating Ranges define those limits between which device functionality is guaranteed.

<sup>\*</sup>Functionality of the device from 0°C to +70°C is guaranteed by production testing. Performance from -40°C to +85°C is guaranteed by characterization and periodic sampling of production units.

## **ELECTRICAL CHARACTERISTICS**

Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
Transmission Performance				•	•	
2-wire return loss	200 Hz to 3.4 kHz	26			dB	1, 4, 7
Analog output (V <sub>TX</sub> ) impedance			3		W	4
Analog (V <sub>TX</sub> ) output offset voltage	0°C to +70°C -40°C to +85°C	-40 -45		+40 +45	mV	_ 4
Overload level, 2-wire and 4-wire	Active state	2.5			Vpk	2a
Overload level	On hook, $R_{LAC} = 600 \Omega$	0.9			Vrms	2b
THD (Total Harmonic Distortion)	0 dBm +7 dBm		-64 -55	-50 -40	dB	5
THD, on hook	0 dBm, $R_L = 600 \Omega$			-35.5	-	
Longitudinal Capability (See T	est Circuit D)			1		<u> </u>
Longitudinal to metallic L-T, L-4	200 Hz to 3.4 kHz 0°C to +70°C -40°C to +85°C	52 50	70		dB	<del>-</del> 4
Longitudinal signal generation 4-L	200 Hz to 800 Hz normal polarity	40				
Longitudinal current per pin	Active state OHT state	20 10	35 17.5		mArms	
Longitudinal impedance at A or B	0 to 100 Hz		25	35	Ω/pin	
Idle Channel Noise						
C-message weighted noise	$R_L = 600 \Omega$		+7	+14	dBrnC	4
Psophometric weighted noise	$R_L = 600 \Omega$		-83	-76	dBmp	
Insertion Loss (2- to 4-Wire an	d 4- to 2-Wire, See Test Circuits A	and B)		I		
Gain accuracy over temperature	0 dBm, 1 kHz 0°C to +70°C -40°C to +85°C	-0.15 -0.20		+0.15 +0.20		<u> </u>
Gain accuracy over frequency	300 Hz to 3400 Hz 0°C to +70°C		_	dB	5 4	
Gain tracking relative to 0 dBm			+0.1 +0.15		4 4	
Gain accuracy	On-hook, OHT state	-1.0		+1.0		4
Balance Return Signal (4- to 4	-Wire)		1	1	1	
Gain accuracy over temperature	Ref: 0 dBm, 1 kHz 0°C to +70°C -40°C to +85°C	-0.15 -0.20		+0.15 +0.20		3 4
Gain accuracy over frequency				dB	3 4	
Gain tracking relative to 0 dBm	+3 dBm to -55 dBm 0°C to +70°C -40°C to +85°C	°C -0.1 +0.1				3, 4
Group delay	0 dBm, 1 kHz		4	1	μs	4, 7


# **ELECTRICAL CHARACTERISTICS (continued)**

Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
Line Characteristics			1	l		
I <sub>L</sub> , Short loops, Active or OHT	$R_{LDC} = 600 \Omega$ 0°C to +70°C	20	22	24		_
	-40°C to +85°C	19.8	22	24		4
I <sub>L</sub> , Long loops, Active or OHT	R <sub>LDC</sub> = 600 Ω, BAT = 39.8 V	18	18.6		1	
I <sub>L</sub> , Accuracy, Standby state	$I_{L} = \frac{ V_{BAT}  - 3 V}{R_{L} + 1800}$ $T_{A} = 25^{\circ}C$	0.7I <sub>L</sub>	Ι <sub>L</sub>	1.3l <sub>L</sub>	mA	
	$R_L = 600 \Omega$	13	18.7		1	
I <sub>L</sub> , Loop current,	$R_1 = 0 \Omega$		0	100	μА	
Tip Open state	B to GND		30		mA	
	B to V <sub>BAT</sub> +6 V		30		mA	
I <sub>L</sub> , Loop current, Open Circuit state	$R_L = 0 \Omega$			100	μΑ	
I <sub>I</sub> LIM	Active, A and B to GND		100	130	mA	
V <sub>A</sub> , Active, ground-start signaling	A to $-48 \text{ V} = 7 \Omega$ , B to GND = $100 \Omega$	-7.5	-5			4
V <sub>AB</sub> , Open circuit voltage		-40	-42		V	
· · · · · · · · · · · · · · · · · · ·	on (V <sub>RIPPLE</sub> = 100 mVrms), Active N	Iormal Stat	<u> </u>			
V <sub>CC</sub>	50 Hz to 3.4 kHz	30	40			
V <sub>EE</sub>	50 Hz to 3.4 kHz	28	35		dB	5
V <sub>BAT</sub>	50 Hz to 3.4 kHz	28	50		1	
Effective internal resistance	CAS pin to GND	85	170	255	kΩ	4
Power Dissipation	orto pin to orto		170	200	Nati	•
On hook, Open Circuit state			25	100		
On hook, Standby state			45	85	1	
On hook, OHT state			120	180	-	
On hook, Active state	R <sub>TMG</sub> = Open		180	270	1	
Off floor, Active state	$R_{TMG} = 0$ Find $R_{TMG} = 2 \text{ k}\Omega$		195	300	mW	
Off hook, Standby state	$R_L = 600 \Omega$		860	1300		
Off hook, OHT state	$R_{TMG}$ = Open, $R_L$ = 300 $\Omega$		1000	1400		
Off hook, Active state	$R_{TMG} = 2 k\Omega, R_L = 300 \Omega$		450	800	1	
Supply Currents, Battery = -				ı	1	
I <sub>CC</sub> , on-hook V <sub>CC</sub>	Open Circuit state		1.7	2.5		
supply current	OHT state		4.9	7.5		
	Standby state		2.2	3.0		
	Active state, BAT = -48 V		6.3	8.5		
I <sub>EE</sub> , on-hook V <sub>EE</sub>	Open Circuit state		0.7	2.0	1	
supply current	OHT state		2.0	3.5	mA	
	Standby state		0.77	2.0	11111	
	Active state, BAT = -48 V		2.1	5.0	1	
I <sub>BAT</sub> , on-hook V <sub>BAT</sub>	Open Circuit state		0.18	1.0		
supply current	OHT state Standby state		0.19 0.45	4.7 1.5		
	Active state, BAT = –48 V		4.2	5.7		
RFI Rejection			_1	<u>l</u>		
RFI rejection	100 kHz to 30 MHz			1.0	mVrms	4
TALL LEGISCHOLL	100 Ki iz to 00 Wi iz			1.0	111111111111111111111111111111111111111	

## **ELECTRICAL CHARACTERISTICS (continued)**

Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
Logic Inputs (C4–C1 and E0	)		•			1
V <sub>IH</sub> , Input High voltage		2.0			V	
V <sub>IL</sub> , Input Low voltage					V	
I <sub>IH</sub> , Input High current		<b>-</b> 75		40		
I <sub>IL</sub> , Input Low current	C4-C1 and E0	-400			μΑ	
Logic Output (DET)			•	•		•
V <sub>OL</sub> , Output Low voltage	$I_{OUT}$ = 0.3 mA, 15 k $\Omega$ to $V_{CC}$			0.4	V	
V <sub>OH</sub> , Output High voltage	$I_{OUT} = -0.1$ mA, 15 k $\Omega$ to $V_{CC}$	2.4			V	
Ring-Trip Detector Input (DA	A, DB)		•	•		•
Bias current		-500	-50		nA	
Offset voltage	Source resistance = $2 M\Omega$	-50	0	+50	mV	6
Loop Detector			•	•		
IT, Loop-detect threshold tolerance	$R_D = 35.4 \text{ k}\Omega, I_T = 375/R_D$	<b>–12</b>		12	%	
Relay Driver Output (RINGO	DUT)					1
On voltage	I <sub>OL</sub> = 35 mA		+0.3	+0.5	V	
Off leakage	V <sub>OH</sub> = +5 V			100	μΑ	
Zener breakover	I <sub>Z</sub> = 100 μA	6	7.2		V	
Zener on voltage	I <sub>Z</sub> = 30 mA	10			V	
Test Driver Output (TESTOL	JT)					I
On voltage	I <sub>OL</sub> = 35 mA		+0.5	+0.75	V	
Off leakage	V <sub>OH</sub> = +5 V			100	μΑ	
Zener breakover	$I_Z = 100  \mu A$	6	7.2		V	
Zener on voltage	I <sub>Z</sub> = 30 mA		10		V	

## **RELAY DRIVER SCHEMATICS**




## **SWITCHING CHARACTERISTICS**

Symbol	Parameter	Test Conditions	Temperature Ranges	Min	Тур	Max	Unit	Note
tshdd	E0 Low to DET Low	Switchhoook Detect State	0°C to +70°C			1.1 1.6	แร	4
tshdo	E0 Low to DET High	(See Figure E)	–40°C to 85°C			3.8 4.0	μδ	7

## **SWITCHING WAVEFORMS**






#### Note:

All delays measured at 1.4 V level.

#### Notes:

1. Unless otherwise noted, test conditions are BAT = -48 V,  $V_{CC}$  = +5 V,  $V_{EE}$  = -5 V,  $R_L$  = 600  $\Omega$ ,  $R_{DC1}$  =  $R_{DC2}$  = 11.36 k $\Omega$ ,  $R_D$  = 35.4 k $\Omega$ , no fuse resistors,  $C_{HP}$  = 0.33  $\mu$ F,  $C_{DC}$  = 0.33  $\mu$ F,  $C_{CAS}$  = 0.33  $\mu$ F,  $D_1$  = 1N400x, two-wire AC input impedance is a 600  $\Omega$  resistance synthesized by the programming network shown below.



- 2. a. Overload level is defined when THD = 1%.
  - b. Overload level is defined when THD = 1.5%
- 3. Balance return signal is the signal generated at  $V_{TX}$  by  $V_{RX}$ . This specification assumes the two-wire AC load impedance matches the programmed impedance.
- 4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
- 5. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
- 6. Tested with  $0 \Omega$  source impedance.  $2 M\Omega$  is specified for system design only.
- 7. Group delay can be greatly reduced by using a  $Z_T$  network such as that shown in Note 1 above. The network reduces the group delay to less than  $2 \mu s$ . The effect of group delay on the linecard performance may be compensated for by synthesizing complex impedance with the QSLAC<sup>TM</sup> or DSLAC<sup>TM</sup> device.

Table 1. SLIC Decoding

State	C3	C2	C1	Two-Wire Status	DET Output
0	0	0	0	Open Circuit	Ring trip
1	0	0	1	Ringing	Ring trip
2	0	1	0	Active	Loop detector
3	0	1	1	On-hook TX (OHT)	Loop detector
4	1	0	0	Tip Open	Loop detector
5	1	0	1	Standby	Loop detector
6	1	1	0	Active Polarity Reversal	Loop detector
7	1	1	1	OHT Polarity Reversal	Loop detector


## Note:

C4 logic High enables the TESTOUT relay driver.

**Table 2. User-Programmable Components** 

$Z_{\rm T} = 200(Z_{\rm 2WIN} - 2R_{\rm F})$	$Z_T$ is connected between the VTX and RSN pins. The fuse resistors are $R_{\rm F}$ and $Z_{\rm 2WIN}$ is the desired 2-wire AC input impedance. When computing $Z_T$ , the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account.
$Z_{RX} = \frac{Z_{L}}{G_{42L}} \bullet \frac{200 \bullet Z_{T}}{Z_{T} + 200(Z_{L} + 2R_{F})}$	$Z_{RX}$ is connected from $V_{RX}$ to $R_{SN}.\ Z_T$ is defined above, and $G_{42L}$ is the desired receive gain.
$R_{DC1} + R_{DC2} = \frac{500}{I_{LOOP}}$	$R_{DC1}$ , $R_{DC2}$ , and $C_{DC}$ form the network connected to the RDC pin. $R_{DC1}$ and $R_{DC2}$ are approximately equal. $I_{LOOP}$ is the desired loop current in the constant-current region.
$C_{DC} = 1.5 \text{ ms} \bullet \frac{R_{DC1} + R_{DC2}}{R_{DC1} \bullet R_{DC2}}$	
$R_{\rm D} = \frac{375}{I_{\rm T}}, \qquad C_{\rm D} = \frac{0.5  \text{ms}}{R_{\rm D}}$	$\rm R_D$ and $\rm C_D$ form the network connected from RD to –5 V and $\rm I_T$ is the threshold current between on hook and off hook.
$C_{CAS} = \frac{1}{3.4 \cdot 10^5 \pi f_c}$	$\rm C_{CAS}$ is the regulator filter capacitor and $\rm f_c$ is the desired filter cut-off frequency.
$I_{OHT} = \frac{500}{R_{DC1} + R_{DC2}}$	OHT loop current (constant-current region).
Thermal Management Equations (Normal Active and Tip C	Open States)
$R_{TMG} \ge \frac{V_{BAT} - 6 V}{I_{LOOP}}$	R <sub>TMG</sub> is connected from TMG to VBAT and is used to limit power dissipation within the SLIC in Normal Active and Tip Open states only.
$P_{RTMG} = \frac{(V_{BAT} - 6 V - (I_L \bullet R_L))^2}{R_{TMG}}$	Power dissipated in the thermal management resistor, R <sub>TMG</sub> , during Active and Tip Open states.
$P_{SLIC} = V_{BAT} \bullet I_L - P_{RTMG} - R_L(I_L)^2 + 0.12 W$	Power dissipated in the SLIC while in Active and Tip Open states.

## DC FEED CHARACTERISTICS



Notes:

1. Constant-current region: 
$$I_{L} = \frac{500}{R_{DC}}$$

2. Anti-sat (battery tracking) turn-on: 
$$V_{AB} = 1.053 |V_{BAT}| - 6.4$$

$$V_{AB} = 1.053 |V_{BAT}| - 6.43,$$
  $|V_{BAT}| < 39.5 V$   
 $V_{AB} = 0.842 |V_{BAT}| + 1.9,$   $|V_{BAT}| \ge 39.5 V$ 

$$\begin{array}{lll} \textit{3. Open Circuit voltage:} & V_{AB} = 1.053 \ |V_{BAT}| - 7.08, & |V_{BAT}| < 39.5 \ V_{AB} = 0.842 \ |V_{BAT}| + 1.25, & |V_{BAT}| \ge 39.5 \ V_{BAT} | & & & & & & & & & & & & & & \\ \end{array}$$

4. Anti-sat region (
$$I_L > I_{DET}$$
):  $V_{AB} = 1.053 |V_{BAT}| - 6.43 + \frac{500}{120} - I_L \bullet \frac{R_{DC}}{120}$ ,  $|V_{BAT}| < 39.5 \text{ V}$ 

$$V_{AB} = 0.842 |V_{BAT}| + 1.9 + \frac{500}{150} - I_{L} \bullet \frac{R_{DC}}{150},$$
  $|V_{BAT}| \ge 39.5 \text{ V}$ 

5. Anti-sat region (
$$I_L < I_{DET}$$
):  $V_{AB} = 1.053 |V_{BAT}| - 7.08 - I_L \bullet \frac{R_{DC}}{120}$ ,  $|V_{BAT}| < 39.5 \text{ V}$ 


$$V_{AB} = 0.842 |V_{BAT}| + 1.25 - I_L \bullet \frac{R_{DC}}{150},$$
  $|V_{BAT}| \ge 39.5 \text{ V}$ 

6. Loop-detect threshold (
$$I_{DET}$$
):  $I_{DET} = \frac{375}{R_{DC}}$ 

- 7. Anti-sat transition region, off-hook to on-hook.
- 8. Anti-sat transition region, on-hook to off-hook.

## a. V<sub>A</sub>-V<sub>B</sub> (V<sub>AB</sub>) Voltage vs. Loop Current (Typical)

## **DC FEED CHARACTERISTICS (continued)**




 $R_{DC} = 22.72 \text{ k}\Omega$ 

 $V_{BAT} = 48 \text{ V}$ 

 $R_D = 35.4 \text{ k}\Omega$ 

## b. Loop Current vs. Load Resistance (Typical)




Feed current programmed by  $R_{DC1}$  and  $R_{DC2}$ 

c. Feed Programming


Figure 1. DC Feed Characteristics

## **TEST CIRCUITS**




A. Two- to Four-Wire Insertion Loss

B. Four- to Two-Wire Insertion Loss and Balance Return Signal




C. Longitudinal Balance D. Two-Wire Return Loss Test Circuit

# **TEST CIRCUITS (continued)**




E. Loop-Detector Switching



F. RFI Test Circuit

## **TEST CIRCUITS (CONTINUED)**



## **REVISION SUMMARY**

## **Revision A to B**

Minor changes were made to the data sheet style and format to conform to AMD standards.

## **Revision B to Revision C**

- In Pin Description table, inserted/changed TP pin description to: "Thermal pin. Connection for heat dissipation. Internally connected to substrate (QBAT). Leave as open circuit or connected to QBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation."
- Minor changes were made to the data sheet style and format to conform to AMD standards.

#### **Trademarks**

Copyright © 1998 Advanced Micro Devices, All rights reserved.

AMD, the AMD logo and combinations thereof are trademarks of Advanced Micro Devices, Inc.

DSLAC and QSLAC are trademarks of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.